Efficiency Modeling and Analysis of 64-bit ARM Clusters for HPC - Université Côte d'Azur Accéder directement au contenu
Communication Dans Un Congrès Année : 2016

Efficiency Modeling and Analysis of 64-bit ARM Clusters for HPC

Résumé

This paper investigates the use of ARM 64-bit cores to improve the processing efficiency of upcoming HPC systems. It describes a set of available tools, models and platforms , and their combination in an efficient methodology for the design space exploration of large manycore computing clusters. Experimentation and results using representative benchmarks allow to set an exploration approach to evaluate essential design options at micro-architectural level while scaling with a large number of cores, and to envisage first directions for future system analysis and improvement.
Fichier principal
Vignette du fichier
main.pdf (469.16 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01309531 , version 1 (29-04-2016)

Identifiants

Citer

Joel Wanza, Sébastien Bilavarn, Said Derradji, Cécile Belleudy, Sylvie Lesmanne. Efficiency Modeling and Analysis of 64-bit ARM Clusters for HPC. Euromicro Conference on Digital System Design (DSD), Aug 2016, Limassol, Cyprus. pp.342-347, ⟨10.1109/DSD.2016.74⟩. ⟨hal-01309531⟩
323 Consultations
651 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More